In this paper, we discuss a code generation technique for custom transport triggered architecture (TTA) from a high-level language structure. This methodology is implemented by using TTA-based Co-design Environment (TCE) tool. The results show how the scheduler exploits instruction level parallelism in the custom target architecture and source program.
Ⅰ. Introduction

1)
To allow easy customization of processor design, TTA is one of the most suitable ASIP architecture templates.
To improve the processor speed, In TTA, operations are started as side effects of writing operand data to the trigger port of the FU.
These FUs are internally pipe-lined, and it is possible to implement one or more operations using
FUs. When the operation execution is triggered, the result can be read from the output port after the time defined by the static latency of the operation. Figure 1 shows an example of a TTA processor data-path that consists of FUs, register files (RFs), a
Boolean RF, and a custom interconnected network [2] . These data transports are clearly programmed and written to a trigger port of functional units. In the initialization phase, the sequential code 
Ⅳ. Simulation Results
In previous sections, the compiler characteristics are discussed elaborately. We already developed many algorithms in information and communication areas. [11] [12] But, in this section, we will explain the generated TTA instructions using efficient custom target architecture for CRC implementation. In this paper, a custom ADF file named crcfast. adf is created by adding a custom FU known as CRCFAST to the minimal architecture shown in figure 1 .
At first, we will show the simulation result using Tensilica processor andcompare the result with TTA processor. Finally, we will show the generated code using TTA processor.
To compile an application in XX, we required to inform Xplorer project to compile the processor configuration to compile the project on and the build target. A set of build properties like compiler, assembler and linker contains in a build target.
In this work, we took the "release" version of the target library using level-3 optimization and apply FLIX & TIE instructions. Now we are compiling the CRC 32 reference code along with its library for each of the sixteen target cores and then run a profile execution. 
